Pre-Silicon Cluster Level Validation Engineer
United States, Texas
Edge Systems Software Research Lead
Cost And Inventory Software Developer
United States, California
Sta Integration Engineer
Design Verification Engineer
Cloud Native Runtime Development Engineer
Test Process And Equipment Engineer
Nwcsp Public Cloud Account Executive
United States, California
Facilities Instrumentation Engineer
United States, Arizona
D1 Etch Day Shift Engineer
United States, Oregon
The Austin Efficient CPU Design group is hiring pre silicon validation engineers to help develop new processor products. This is a great opportunity to join the front-end design validation team in a pre-Si verification role, early in the product lifecycle, as we enter the technology readiness (TR) phase, then move into design and execution.
This program will include innovation in system design and new system interconnect options to achieve performance and scalability, touching a broad scope of system components including computing (core/un-core), interconnect fabric, I/O and interrupt handling and power management.
Job responsibilities will be tailored to the candidate's skills and expertise and will include several of the following, but not be limited to:
Ensuring the logic design meets the architectural specifications
Creating and optimizing the validation environment, tools, and methodologies
Use System Verilog for developing monitors, checkers and agents in the test environment
Developing or using checking software to compare model behavior against a specification
Generating focused and random test cases, analyzing coverage, and debugging failure cases
Writing software to provide controllability and observability into the model
Analyzing micro-architectural features to identify possible problem areas and create validation plans to address them
Desired behavioral traits of successful candidate include:
Ability to work independently and at various levels of abstraction
Ability to work effectively with both internal and external teams/customers is expected.
Capable of working in a high performing team to deliver the results required from the organization.
Facilitator of direct and open communication, diversity of opinion, and debate
Minimum qualifications are required to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Must have at least a BS (MS Preferred) in Electrical Engineering, Computer Engineering, or Computer Science and BS with 4+ years of experience OR MS with 3+ in the validation of ASIC's or IP blocks or SOC's, and:
UVM/OVM testbench experience
Strong background in computer architecture such as pipelined systems, cache subsystems and coherency
Background and understanding of system architecture such as I/O connectivity and interrupt handling
Strong analytical ability, problem solving and communication skills
Demonstrable experience writing System Verilog
Programming experience in C++, Perl.
Familiarity with a range of internal and 3rd-party logic and design verification tools
Strong communication and teamwork stills
Experience with SoC integration and/or verification
Experience developing testbench components such as: BFMs, monitors, checkers, etc
Inside this Business Group
Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.
The Devices Development Group (DDG) is a global organization focused on the development and integration of SOCs, critical IPs including Atom and chipsets that power Intel's leadership products. This business group leverages an incomparable mix of experts with different backgrounds, cultures, perspectives, and experiences to unleash the most innovative, amazing, and exciting computing experiences.
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.