Expoint - all jobs in one place

Finding the best job has never been easier

Limitless High-tech career opportunities - Expoint

Intel LTD Collateral Test Engineer 
United States, Oregon, Hillsboro 
660655195

01.04.2024

LTD Product Development Engineers interface with Design, Device, Design Validation, Yield and Reliability groups throughout the development cycle to develop content to drive process development, improve design for test and reduce cost.We have immediate positions available in Collateral (IO's, PLL, ROS, Thermal Sensor, Crypto, PROM, Flicker Noise etc.) Testing .
The ideal candidate will demonstrate the following skills:

  • Strong communication skills
  • Analysis of complex process issues
  • Proven problem solving and solution focused
  • Demonstrated work in a dynamic team environment and flexible to handle ambiguity and diverse tasks.

You must possess the minimum qualifications below to be initially be considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates. Experience listed below would be obtained through a combination of your school work, classes, research and or relevant previous job and or internship experiences.
Minimum Qualifications:

  • PhD degree with 6+ months experience OR a MS degree in Electrical Engineering, Physics, Computer Engineering, Computer Science or similar.
  • 1+ years in semiconductor industry experience.

2+ years experience in one or more of the following:

  • Digital logic or circuit analysis
  • Product test definition, pattern creation, test program integration, validation.
  • Test Platforms (Advantest T2000, or other).
  • Test program development platforms.
  • Experience identifying and driving test time reduction (TTR) projects.
  • IP knowledge and test development experience on HSIO, DDR, Thermal, Power, other analog circuits.
  • Familiarity with Design for Test (DFT) principles, test methods and HVM testing.
  • Expertise in System Verilog using OVM (open validation methodology) or UVM (universal validation methodology) methodology
  • Simulation and validation experience with hardware description languages such as Verilog and/or System Verilog
  • Hands-on experience on developing tests, environment and test bench setup for generating and validating ATE patterns/vectors using tools like VCF, TVPV or Flash
We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits